[1]
Malathi Naddunoori, M. Devanathan, “Congestion Aware Priority-based Routing using On-Chip Memory for NoC Architecture”, SEEJPH, pp. 3000–3014, Jan. 2025.